

Appendix E

Verilog Quick Reference Guide

Category	Definition	Example
Identifier Names	Can contain any letter, digit, underscore <code>_</code> , or <code>\$</code> Can not begin with a digit or be a keyword Case sensitive	<code>q0</code> <code>Prime_number</code> <code>lteflg</code>
Signal Values	<code>0</code> = logic value 0 <code>1</code> = logic value 1 <code>z</code> or <code>Z</code> = high impedance <code>x</code> or <code>X</code> = unknown value	
Numbers	<code>d</code> = decimal <code>b</code> = binary <code>h</code> = hexadecimal <code>o</code> = octal	<code>35</code> (default decimal) <code>4'b1001</code> <code>8'a5 = 8'b10100101</code>
Parameters	Associates an identifier name with a value that can be overridden with the defparam statement	<code>#(parameter N = 8)</code>
Local parameters	Associates an identifier name with a constant that cannot be directly overridden	<code>localparam [1:0] s0 = 2'b00,</code> <code>s1 = 2'b01, s2 = 2'b10;</code>
Nets and Variables Types	wire (used to connect one logic element to another) reg (variables assigned values in always block) integer (useful for loop control variables)	<code>wire [3:0] d;</code> <code>wire led;</code> <code>reg [7:0] q;</code> <code>integer k;</code>
Module	module module_name [#(parameter_port_list)] (port_dir_type_name, { port_dir_type_name }); [wire declarations] [reg declarations] [assign assignments] [always blocks] endmodule	<code>module register</code> <code>#(parameter N = 8)</code> <code>(input wire load ,</code> <code>input wire clk ,</code> <code>input wire clr ,</code> <code>input wire [N-1:0] d ,</code> <code>output reg [N-1:0] q</code> <code>);</code> <code>always @(posedge clk or posedge clr)</code> <code>if (clr == 1)</code> <code>q <= 0;</code> <code>else if (load)</code> <code>q <= d;</code> <code>endmodule</code>
Logic operators	<code>~</code> (NOT) <code>&</code> (AND) <code> </code> (OR) <code>~(&)</code> (NAND) <code>~()</code> (NOR) <code>^</code> (XOR) <code>~^</code> (XNOR)	<code>assign z = ~y;</code> <code>assign c = a & b;</code> <code>assign z = x y;</code> <code>assign w = ~(u & v);</code> <code>assign r = ~(s t);</code> <code>assign z = x ^ y;</code> <code>assign d = a ~^ b;</code>
Reduction operators	<code>&</code> (AND) <code> </code> (OR) <code>~&</code> (NAND) <code>~ </code> (NOR) <code>^</code> (XOR) <code>~^</code> (XNOR)	<code>assign c = &a;</code> <code>assign z = y;</code> <code>assign w = ~&v;</code> <code>assign r = ~ t;</code> <code>assign z = ^y;</code> <code>assign d = ~^b;</code>
Arithmetic operators	<code>+</code> (addition) <code>-</code> (subtraction) <code>*</code> (multiplication) <code>/</code> (division) <code>%</code> (mod)	<code>count <= count + 1;</code> <code>q <= q - 1;</code>

Verilog Quick Reference Guide (cont.)

Relational operators	==, !=, >, <, >=, <=, ===, !==	assign lteflg = (a <= b); assign eq = (a == b); if (clr == 1)
Shift operators	<< (shift left) >> (shift right)	c = a << 3; c = a >> 4;
always block	always @(<sensitivity list>) always @(*)	always @(*) begin s = a ^ b; c = a & b; end
if statement	if (expression1) begin statement; end else if (expression2) begin statement; end else begin statement; end	if (s == 0) y = a; else y = b;
case statement	case (expression) alternative1: begin statement; end alternative2: begin statement; end [default: begin statement; end endcase	case (s) 0: y = a; 1: y = b; 2: y = c; 3: y = d; default: y = a; endcase
for loop	for (initial_index; terminal_index; increment) begin statement; end	for (i=2; i<=4; i=i+1) z = z & x[i];
Assignment operator	= (blocking) <= (non-blocking)	z = z & x[i]; count <= count + 1;
Module instantiation	Module_name instance_name(.port_name(expr) {.port_name([expr]}));	hex7seg d7R(.d(y), .a_to_g(a_to_g));
Parameter override	defparam instance_name.parameter_name = val;	defparam Reg.N = 16;